A chip package in which the total package size is no more than 20% greater than the size of the die within.